FEB 1 6 1982
PAT & T.M. OFFICE


# Physics of Semiconductor Devices SECOND EDITION

S. M. Sze
Bell Laboratories, Incorporated
Murray Hill, New Jersey

## BEST AVAILABLE COPY

A WILEY-INTERSCIENCE PUBLICATION

John Wiley & Sons New York · Chichester · Brisbane · Toronto



433

MOSFET

ductors such as  $SiO_2$ ,  $Si_3N_4$ , and on. Hence most system. so-called long-longer than the  $V_S + W_D$ ).\* This

 $L \leq (W_S + W_D),$ 

dimension since also shows that µm barrier for iction of device circuits of high ntegrated-circuit Basic Device Characteristics




Fig. 2 Complexity of integrated circuits as a function of the year. (After Moore, Ref. 15.)

chip has grown exponentially is since 1959 (Fig. 2). The rate of growth is expected to slow down because of a lack of product definition and design. However, a complexity of 1 million or more devices per chip may be available around 1990 using 1- $\mu$ m or submicron device geometries. As the channel length becomes shorter, one has to consider short-channel effects due to two-dimensional potential, high-field transport and oxide charging. Many device structures have been proposed to improve MOSFET performance. Some representative structures as well as the nonvolatile semi-conductor memory, basically a MOSFET with a multilayer gate structure, will be discussed.

#### 8.2 BASIC DEVICE CHARACTERISTICS

The basic structure of a metal-oxide-semiconductor field-effect transistor (MOSFET) is illustrated in Fig. 3. It is a four-terminal device and consists of a p-type semiconductor substrate into which two  $n^+$  regions, the source and drain, are formed\* (e.g., by ion implantation). The metal contact on the insulator is called gate; heavily doped polysilicon or a combination of silicide and polysilicon can also be used as the gate electrode. The basic device parameters are the distance between the two metallurgical  $n^+$ -p junctions; which is the distance between the two metallurgical  $n^+$ -p junctions; and the substrate doping  $N_A$ . In a silicon integrated circuit, a MOSFET is surrounded by a thick oxide (called the field oxide to distinguish it from the gate oxide) to isolate it from adjacent devices.

The source contact will be used as the voltage reference throughout this

\*This is an n-channel device; one may consider a p-channel device by exchanging p for n and reversing the polarity of the voltage.

### BEST AVAILABLE COPY

unction of the year

484

MOSFET




Fig. 3 Schematic diagram of a MOSFET. (After Kahng and Atalia, Ref. 4.)

chapter. When no voltage is applied to the gate, the source-to-drain electrodes correspond to two p-n junctions connected back to back. The only current that can flow from source to drain is the reverse leakage current.\* When a sufficiently large positive bias is applied to the gate so that a surface inversion layer (or channel) is formed between the two n\* regions, the source and the drain are then connected by a conducting-surface n channel through which a large current can flow. The conductance of this channel can be modulated by varying the gate voltage. The back-surface contact (or substrate contact) can have the reference voltage or be reverse-biased; the back-surface voltage will also affect the channel conductance.

#### 8.2.1 Nonequilibrium Condition

When a voltage is applied across the source-drain contacts, the MOS structure is in a nonequilibrium condition; that is, the imref of the minority carriers (electrons, in the present case) is lowered from the equilibrium Fermi level. To show more clearly the band bending across the device, Fig. 4a shows the MOSFET turned 90°. The two-dimensional, flat-band, zero-bias ( $V_G = V_D = V_{BS} = 0$ ) equilibrium condition is shown in Fig. 4b. The equilibrium conditions under a gate bias that causes surface inversion are shown in Fig. 4c. The nonequilibrium condition with both drain and gate biases is shown in Fig. 4d, where we note the separation of the imrefs of electrons and holes; the hole imref  $E_{Pr}$  remains at the bulk Fermi level while the electron imref  $E_{Pr}$  (minority in the present case) is lowered

\*This is the n-channel normally-off (enhancement-type) MOSFET. Other types will be discussed later.

**BEST AVAILABLE COPY**